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CMOS OTA-C High-Frequency Sinusoidal Oscillators 
Bernab6 Linares-Barranco, Angel Rodriguez-VBzquez, 
Edgar S6nchez-Sinencio, and Jos6 L. Huertas 
Abstract -Several topology families are given to implement practical 
CMOS sinusoidal oscillators by using operational transconductance 
amplifier-capacitor (OTA-C) techniques. Design techniques are pro- 
posed taking into account the CMOS OTA’s dominant nonidealities. 
Building blocks are presented for amplitude control, both by AGC 
schemes and by limitation schemes. Experimental results from 3- and 
2-pm CMOS (MOSIS) prototypes showing oscillation frequencies up to 
69 MHz are obtained. The amplitudes can he adjusted between 1 V peak 
to peak and 100 mV peak to peak. Total harmonic distortions from 2.8% 
down to 0.2% have been experimentally measured in the laboratory. 
I. INTRODUCTION 
HE USE OF circuits composed of operational transcon- T ductance amplifiers and capacitors (OTA-C’s) has been 
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demonstrated to be potentially advantageous for the synthe- 
sis of high-frequency continuous-time monolithic analog op- 
erators, either linear [1]-[4], [ll] or nonlinear [5]. One basic 
reason for the high-frequency potential of these circuits 
comes from the fact that the OTA is used in a local open 
loop. It means that no additional constraints are imposed on 
the frequency response due to local feedback-induced pole 
displacements [2]. Another advantage of open-loop OTA- 
based circuits is that the transconductance gain of the OTA 
is used as a design parameter. In a typical OTA architecture 
[12], this gain can be adjusted either by changing the tail 
current of a differential pair (fine adjustment) or by using 
digitally controlled current mirrors (coarse adjustment) [4]. 
Programmability is hence an inherent property of OTA-C 
circuits. Based upon the previous considerations, it may be 
expected that the transconductance amplifier-capacitor os- 
cillators (TACO’s) overcome the limitations in frequency and 
tunability of conventional op-amp-based RC-active oscilla- 
tors. TACO’s could then be applied for the design of high- 
frequency voltage-controlled sinusoidal oscillators (VCO’s) 
with potential application in communication systems [6] and 
in the tuning of active filters [l]. In a companion paper [7] 
the authors have explored the synthesis of TACO’s from 
classical oscillator models, namely quadrature and bandpass- 
based. The experimental results measured from discrete 
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Fig. 1. General topology for the generation of second-order OTA-C 
oscillators. 
bipolar prototypes showed good potential of the TACO'S for 
high-frequency VCO's. Also, a 3-pm CMOS TACO includ- 
ing a limiting mechanism for controlling the amplitude has 
been reported [8] exhibiting a 10-MHz frequency and THD 
down to 0.2%. In this paper we first present a number of 
new architectures that can be systematically obtained from a 
general idealized TACO topology [9] and then provide exper- 
imental results for 2- and 3-pm CMOS prototypes up to 69 
and 56 MHz, respectively. The results demonstrate that it is 
possible to implement high-frequency monolithic VCO oscil- 
lators based on simple OTA-C techniques and the modeling 
of the dominant OTA parasitic effects [3], [7]. Furthermore, 
we show that based on a general TACO structure, conven- 
tional and unconventional structures can be derived. 
11. OTA-C OSCILLATOR STRUCTURES 
ideally described by a second-order characteristic equation: 
In this paper we are focusing on oscillators which can be 
s2  - bs + fli = 0. (1) 
Fig. 1 shows a general topology for a second-order OTA-C 
oscillator structure [9]. The voltage-controlled current sources 
in this topology, 
N N 
I , =  c gllK I 2  = c g2lK ( 2 )  
i = l  i = l  
can be implemented by connecting OTAs in parallel, one 
per each different term in (2).  
Parameters b and Cli are given as functions of the OTA 
transconductance gains g,, and capacitor values. The basic 
TACO design goal is to achieve separate control of these 
former parameters with a minimum component count. We 
have systematically obtained different topologies from Fig. 1 
to provide this feature. Some of the more interesting and 
practical ones are shown in Fig. 2. The corresponding ex- 
pressions for b and fli are given in Table I.  These structures 
involve a trade-off between complexity and degrees of free- 
dom. At one end we will have structures with a minimum 
number of components but with a very limited degree of 
freedom. At the other, the structures will have larger compo- 
nent counts and more degrees of freedom. Nevertheless, we 
believe it is worthwhile to include the different structures 
since they are application dependent. 
Ideally, for oscillation, the transconductance gains of Fig. 
2 must be trimmed to yield b = O .  However, in practical 
oscillators, due to the influence of parasitics, the poles are 
displaced from their nominal positions ( sp  = f jn,) to either 
the right or the left side of the complex frequency plane. For 
that reason, the oscillator must be designed to have its poles 
initially located inside the right-half complex frequency plane 
in order to assure self-starting operation, i.e., b E ,  and E is 
TABLE I 
STRUCTURES 
IDEAL EXPRESSIONS OF b AND FOR THE DIFFERENT TACO 
a slightly positive number [6]. Besides, nonlinearities have to 
be considered to explain the existence of stable oscillations. 
Using the natural nonlinear saturation characteristics of the 
OTA is the simplest form of limiter. Connecting a nonlinear 
resistor with a driving-point characteristic [7] is another 
approach providing better controllability. Finally, exploiting 
the bias terminals of the OTA's to implement an automatic 
gain control (AGC) mechanism is a more sophisticated 
scheme requiring additional circuitry but providing reduced 
harmonic distortion. These two latter alternatives, external 
limitation and AGC, have been used in the practical imple- 
mentations included herein. 
111. INFLUENCE OF OTA PARASITICS 
In Table I we assume that the OTA performs as an ideal 
voltage-controlled current source. Some experimental errors 
can be expected as a consequence of using such an ideal 
model. For extreme frequencies (both high and low) the 
resulting errors are very large to be tolerated. Hence, for 
accurate TACO design at these extreme frequencies, OTA 
parasitics cannot be ignored in analyzing the proposed struc- 
tures. Experimental observations [7], [ 101 reveal that only 
three parasitics have to be considered to obtain a valid 
design technique up to at least 69 MHz, as is demonstrated 
in the experimental results included in this paper: 
a) output conductance Go,, 1 Q j Q 4, 
b) output and input capacitances, and 
c) transconductance frequency dependency, g,, 
The following characteristic equation is obtained by using 
the describing function approach and considering the influ- 
ence of parasitics: 
g mi  4 s )  = gmj(l - s / w j ) ,  1 G j Q 4. 
s2  - b,s + fli, = 0 (3) 
where b, and Szi, are functions of the transconductances 
g,,(l Q j Q 4), capacitances Ci(l Q i Q 3), output conduc- 
tances GOj(l < j Q 4), and parasitic zeros wj(l < j < 4). 
, .  
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Fig. 2. OTA-C oscillator structures: (a) 20TA3C, (b) 30TA2C, (c) 40TA2C, (d) quadrature, and (e) 4OTA4C. 
Parasitics make the TACO oscillation condition b, and the 
oscillator frequency Cl:, depend on all the transconductance 
gains. It means that any intent to change Cl;, by any 
transconductance gain will also produce a change in b, and, 
hence, in the amplitude of the oscillations. For instance, in 
the 4OTA2C TACO, we can, ideally, change Cl:, via g,, 
and gm2,  without affecting b. However, when parasitics are 
taken into account, g,, and g,, must also be tuned to 
maintain b, constant. The influence of parasitics can be 
assessed from Fig. 3 corresponding to the 40TA2C TACO. 
Fig. 3(a) shows trimming curves for the transconductance 
gains for the VCO operation and assuming the OTA’s are 
ideal. Fig. 3(b) plots the corresponding curves in the case 
where parasitics are taken into account. Observe that one of 
the transconductance gains g,, or g,, can be made zero at 
any frequency. For low frequencies it is possible to make 
g,, = 0 while at high frequencies g,, = 0. At low frequen- 
cies, the output impedance (i.e., the OTA voltage gain) of 
the OTA’s makes the oscillator deviate from the ideal (non- 
parasitic) behavior, while at high frequencies, it is the 
transconductance frequency dependence (excess phase) that 
produces the deviation. A way to avoid performance degra- 
dation due to parasitics and hence to yield high frequencies 
from the proposed TACO’S is to use a predistortion tech- 
nique based on the analysis of the parasitic’s influence. We 
have used this method. The experimental results we have 
obtained confirm the validity of our approach. 
IV. EXPERIMENTAL RESULTS 
Three oscillator microchips were designed and fabricated 
in the CMOS p-well process, either 3-pm double metal or 
2-pm double metal and double poly (through and thanks to 
MOSIS). 
First Prototype: The prime objective of this first prototype, 
fabricated in the 3-pm double-metal process, was to obtain a 
high enough oscillating frequency so that it could be consid- 
ered a radio frequency. To fulfill this requirement, an OTA 
with a very high transconductance g ,  was needed. The OTA 
of Fig. 4 was designed for this purpose. Note that the 
architecture is a very simple one. The reason is that it can 
provide larger tuning ranges than linearized OTAs. On the 
other hand, since this OTA is going to be biased by a very 
large tail current (up to almost 10 mA), there is no need for 
a linearization scheme. Table I1 shows the basic dc parame- 
ters of this OTA as a function of the bias voltage. The 
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Ro 
2.77 kR 
3.00 kR 
3.78 kR 
6.85 kR 
9.47 kn 
13.82 kR 
18.91 kR 
48.50 kR 
101.00 kR 
10-3 
10-4 
10-~ 
10-6 
g m  
2.49 mmhos 
2.38 mmhos 
2.12 mmhos 
1.90 mmhos 
1.76 mmhos 
1.61 mmhos 
1.43 mmhos 
0.932 mmhos 
0.638 mmhos ' f( Hz) 
10-3 
10-4 
10-~ 
10-6 
TABLE I1 
EXPERIMENTAL CHARACTERIZATION OF OTA 
I/bias 
- 2.72 
- 2.98 
- 3.19 
- 3.40 
- 3.51 
- 3.61 
- 3.68 
- 3.80 
- 3.88 
I b  
9.65 mA 
9.60 mA 
9.30 mA 
6.10 mA 
4.20 mA 
2.70 mA 
1.75 mA 
780 pA 
490 pA 
TABLE 111 
EXPERIMENTAL CHARACTERIZATION OF OSCILLATOR 
Frequency OTAl OTA2 OTA4 
-2.9 V 
-3.19V 
- 3.40 V 
-3.51 V 
-3.61 V 
- 3.68 V 
- 3.80 V 
- 3.88 V 
- 3.96 V 
- 3.98 V 
- 3.39 v 56.1 MHz 
- 3.35 v 55.5 MHz 
50.5 MHz - 3.35 v 
- 3.37 v 46.1 MHz 
40.9 MHz -3.41 V 
-3.51 V 38.2 MHz 
31.3 MHz 
24.3 MHz 
12.4 MHz 
12.0 MHz 
- 3.66 V 
- 3.80 V 
- 3.84 V 
- 3.86 V 
105 106 107 ld 109f(Hz) 
Red Frequency 
(b) 
Fig. 3. Tuning of the g,'s for the VCO operation using the 40TA2C: 
(a) without parasitics, and (b) with parasitics. 
I I 
Fig. 4. A 3-pm CMOS OTA. 
oscillator structure built was a quadrature oscillator (see Fig. 
2(d)), in which the OTA of transconductance g,, was sup- 
pressed according to the predistortion technique that results 
from the OTA parasitic's influence, as is shown in Fig. 3(b). 
External limiters were included to control the amplitude. 
The frequency of the oscillator could be tuned between 12.0 
and 56.1 MHz. The distortion measured at 56.1 MHz was 
2.5%. In Table I11 the dependence of the oscillation fre- 
quency on the biasing (see Vbia in Fig. 4) of the OTA's is 
shown. According to the parasitics' influence, the relation 
between oscillating frequency (R, = 2afo), transconduc- 
tance gmi of the different OTA's, capacitors (Cl=C2 = 
parasitic pole wi of g m i )  is given for this oscillator structure 
by 1101 
(4) 
gmlgm2 + Go2(gm4 + + '04) a; = 
To verify the accuracy of this expression, let us focus on 
Table I11 for the case of 24.3 MHz of oscillating frequency. 
For this case, g,, = g,, = 0.64 mmhos, gm4 = 0.93 mmhos, 
Go;' = Go;' = 101 k R ,  Goy1 = 48.5 kR, C, = C, = 5 pF, and 
wl= w2 = w 4 =  2 a  X75 MHz. According to (4) this would 
yield a frequency of 
n o  fo  - = 26 MHz 
2 a  ( 5 )  
which is very close to the 24.3 MHz experimentally mea- 
sured. 
Second Prototype: A second microchip was fabricated in 
the 2-pm double-poly, double-metal process in order to test 
the model oscillator structures proposed in this paper. The 
chip contains the three oscillators 20TA3C, 40TA2C, and 
4OTA4C. This time a linearized OTA was used, as proposed 
by Nedungadi and Geiger [11]. The maximum bias current 
for the differential pair stage is less than 2 mA. To obtain 
large gm values an additional current gain was added at the 
output current mirrors. In all these cases, the amplitude was 
controlled by limitation, using the CMOS nonlinear resistor 
of Fig. 5 [8], [lo]. The maximum frequencies measured for 
the 20TA3C, 40TA2C, and 40TA4C were 45.5, 49.8, and 
69.0 MHz, respectively. Fig. 6 illustrates the variation of the 
frequency with the OTA bias voltage for each structure. 
Third Prototype: A third microchip was designed in order 
to evaluate the performance of an OTA-C oscillator with 
AGC. A key component for the success of such a control 
 loo^ is a Deak detector. The oscillator will be made to 
5 pF), and parasitics (output impedances GOi, and dominant operate between 3 and 13 MHz, approximately. In order for 
. ,  
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Fig. 5. CMOS implementation of the limiter. 
4OTAZC 
//, 2OTA3C I 
1.0 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 2.0 
35. 
gm ("W 
Fig. 6. Oscillation frequency versus OTA transconductances for 
2OTA3C, 40TA2C, and 40TA4C oscillators. 
I +5v 
Fig. 7. CMOS peak detector. 
output 
* 
Peak 
Dclrcbr 
Fig. 8. 40TA2C oscillator with AGC. 
the peak detector to cover this range and operate well at 
these frequencies a very simple circuit was chosen, as shown 
in Fig. 7. The performance of this peak detector was mea- 
sured separately. By retuning the bias terminals I/bias and 
Vdischarge (see Fig. 7), the peak detector was able to extract a 
1-MHz signal from a 40-MHz carrier, a 250-kHz signal from 
a 1-MHz carrier, or a 300-Hz signal from a 10-kHz carrier 
[lo]. The oscillator structure used was a 4OTA2C, as shown 
in Fig. 8. The integrator and summer, added to the AGC 
loop in order to make it stable [lo], are implemented using 
OTA-C techniques. The relationship between the oscillation 
frequencies and the bias voltage of OTAl and OTA2 is 
shown in Fig. 9 for different values of the oscillation ampli- 
tude. 
~.-.. 
1.04 . . 
-3.9 -3.8 -3.7 -3.6 -3.5 -3.4 -3.3 -3.2 -3.1 -3.0 
Biar Voltage (Volts) 
Fig. 9. Frequency versus bias voltage for different peak amplitudes. 
V. CONCLUSIONS 
A general approach for the systematic design of OTA-C 
oscillator structures is presented. Some novel oscillators are 
obtained and have been fabricated on silicon. Oscillation 
frequencies of up to 69 MHz were measured. A wide-range 
simple peak detector has been fabricated and included in an 
AGC loop of one of the oscillators. The influence of the 
OTAs basic parasitics is discussed and verified in the opera- 
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tion of the oscillators. In summary, the overall well-behaved 
performance of OTA-C oscillators for high frequencies has 
been demonstrated. 
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Two Novel Fully Complementary Self-Biased CMOS 
Differential Amplifiers 
Me1 Bazes 
Abmuct --Two novel CMOS differential amplifiers are presented. 
Both differ from conventional CMOS differential amplifiers in having 
fully complementary configurations and in being self-biased through 
negative feedback. The amplifiers have been applied as precision high- 
speed comparators in commercial VLSI CMOS integrated circuits. 
2) the amplifiers are self-biased through negative feed- 
back. 
These two differences in the amplifier configurations result 
in several performance enhancements: 
I. INTRODUCTION 
HIS brief paper presents two novel CMOS differential T amplifiers. The first differential amplifier is intended for 
applications in which the input common-mode range is rela- 
tively limited; this amplifier is denoted a complementary 
self-biased differential amplifier (CSDA) [ll.  The second 
differential amplifier is intended for applications in which 
the input common-mode range is bounded only by the supply 
voltages; this amplifier is denoted a very-wide-common- 
mode-range differential amplifier (VCDA) [ 2 ] .  
The circuit configurations of both amplifiers differ from 
those of conventional CMOS differential-amplifier configu- 
rations in two important ways: 
less sensitivity of active-region biasing to variations in 
capability of supplying switching currents that are signif- 
nominal doubling of differential-mode gain ( + 6 dB). 
processing, temperature, and supply; 
icantly greater than the quiescent bias current; 
These performance enhancements are particularly desirable 
in comparator applications in commercial digital CMOS 
VLSI integrated circuits, where precision, high speed, ease 
of interfacing to ordinary logic gates, and consistently high 
production yields are required. Both amplifiers have found 
application in commercial CMOS VLSI integrated circuits as 
precision comparators, as will be discussed below. 
1) the amplifiers are completely complementary, i.e., each 
n-type device operates in push-pull fashion with a 
corresponding p-type device; 11. CSDA 
A. Theory of Operation 
A self-biased, but noncomplementary, CMOS differential 
amplifier has been reported [3], as has a fully complemen- 
tary, but externally biased, CMOS differential amplifier [4]. 
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